Part Number Hot Search : 
DTA113T CM6903B TIP33BF 906CD TU1000 MAX70 151YL APTGT20
Product Description
Full Text Search
 

To Download EL5397A06 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 (R)
NOT
R
OR N ED F 306 ND MMESEE EL5 Data Sheet EC O
ES EW D
I GNS
EL5397A
November 8, 2006 FN7197.1
Triple 200MHz Fixed Gain Amplifier with Enable
The EL5397A is a triple channel, fixed gain amplifier with a bandwidth of 200MHz, making these amplifiers ideal for today's high speed video and monitor applications. The EL5397A features internal gain setting resistors and can be configured in a gain of +1, -1 or +2. The same bandwidth is seen in both gain-of-1 and gain-of-2 applications. With a supply current of just 4mA per amplifier and the ability to run from a single supply voltage from 5V to 10V, these amplifiers are also ideal for hand held, portable or battery powered equipment. The EL5397A also incorporates an enable and disable function to reduce the supply current to 100A typical per amplifier. Allowing the CE pin to float or applying a low logic level will enable the amplifier. For applications where board space is critical, the EL5397A is offered in the 16 Ld QSOP package, as well as a 16 Ld SO (0.150"). The EL5397A is specified for operation over the full industrial temperature range of -40C to +85C.
Features
* Gain selectable (+1, -1, +2) * 200MHz -3dB bandwidth (AV = 1, 2) * 4mA supply current (per amplifier) * Single and dual supply operation, from 5V to 10V or 2.5V to 5V * Fast enable/disable * Available in 16 Ld QSOP package * Single (EL5197) available * 400MHz, 9mA products available (EL5196 and EL5396)
Applications
* Battery-powered equipment * Hand-held, portable devices * Video amplifiers * Cable drivers * RGB amplifiers * Test equipment
Pinout
EL5397A [16 LD SO (0.150"), 16 LD QSOP] TOP VIEW
* Instrumentation * Current to voltage converters
INA+ CEA VSCEB INB+ NC CEC INC+
1 2 3 4 5 6 7 8 + + +
16 INA15 OUTA 14 VS+ 13 OUTB 12 INB11 NC 10 OUTC 9 INC-
Ordering Information
PART NUMBER EL5397ACS EL5397ACS-T7 PART MARKING EL5397ACS EL5397ACS TAPE & REEL 7" 13" 7" 13" PACKAGE 16 Ld SO (0.150") 16 Ld SO (0.150") 16 Ld SO (0.150") PKG. DWG. # MDP0027 MDP0027 MDP0027
EL5397ACS-T13 EL5397ACS EL5397ACU EL5397ACU-T7 5397ACU 5397ACU
16 Ld QSOP MDP0040 16 Ld QSOP MDP0040 16 Ld QSOP MDP0040
EL5397ACU-T13 5397ACU
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2004, 2006. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners.
EL5397A
Absolute Maximum Ratings (TA = +25C)
Supply Voltage between VS+ and VS- . . . . . . . . . . . . . . . . . . . . . 11V Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 50mA Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves Pin Voltages. . . . . . . . . . . . . . . . . . . . . . . . . VS- -0.5V to VS+ +0.5V Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C Operating Temperature . . . . . . . . . . . . . . . . . . . . . . .-40C to +85C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications
PARAMETER AC PERFORMANCE BW -3dB Bandwidth
VS+ = +5V, VS- = -5V, RL = 150, TA = +25C unless otherwise specified. CONDITIONS MIN TYP MAX UNIT
DESCRIPTION
AV = +1 AV = +2 AV = -1
200 200 200 20
MHz MHz MHz MHz V/s ns dB nV/Hz pA/Hz pA/Hz %
BW1 SR tS CS eN iNiN+ dG dP
0.1dB Bandwidth Slew Rate 0.1% Settling Time Channel Separation Input Voltage Noise IN- Input Current Noise IN+ Input Current Noise Differential Gain Error (Note 1) Differential Phase Error (Note 1) AV = +2 AV = +2 VO = -2.5V to +2.5V, AV = +2 VOUT = -2.5V to +2.5V, AV = -1 f = 5MHz 1800
2100 12 67 4.8 17 50 0.03 0.04
DC PERFORMANCE VOS TCVOS AE RF, RG Offset Voltage Input Offset Voltage Temperature Coefficient Gain Error Internal RF and RG Measured from TMIN to TMAX VO = -3V to +3V -2 320 400 -10 1 5 2 480 10 mV V/C %
INPUT CHARACTERISTICS CMIR +IIN -IIN RIN CIN Common Mode Input Range + Input Current - Input Current Input Resistance Input Capacitance 3V -80 -50 3.3V 1 1 45 0.5 80 50 V A A k pF
OUTPUT CHARACTERISTICS VO Output Voltage Swing RL = 150 to GND RL = 1k to GND IOUT SUPPLY ISON ISOFF Supply Current - Enabled Supply Current - Disabled No load, VIN = 0V No load, VIN = 0V 3 4 100 5 150 mA A Output Current RL = 10 to GND 3.4V 3.8V 95 3.7V 4.0V 120 V V mA
2
FN7197.1 November 8, 2006
EL5397A
Electrical Specifications
PARAMETER PSRR -IPSR ENABLE tEN tDIS IIHCE IILCE VIHCE VILCE NOTES: 1. Standard NTSC test, AC signal amplitude = 286mVP-P, f = 3.58MHz 2. Measured from the application of CE logic until the output voltage is at the 50% point between initial and final values Enable Time (Note 2) Disable Time (Note 2) CE Pin Input High Current CE Pin Input Low Current CE Input High Voltage for Powerdown CE Input Low Voltage for Power-up CE = VS+ CE = VSVS+ -1 VS+ - 3 40 600 0.8 0 6 -0.1 ns ns A A V V VS+ = +5V, VS- = -5V, RL = 150, TA = +25C unless otherwise specified. (Continued) CONDITIONS DC, VS = 4.75V to 5.25V DC, VS = 4.75V to 5.25V MIN 55 -2 TYP 75 2 MAX UNIT dB A/V
DESCRIPTION Power Supply Rejection Ratio - Input Current Power Supply Rejection
3
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
Frequency Response (Gain) 6 AV=-1 Normalized Magnitude (dB) 2 AV=2 0 90 Frequency Response (Phase), All Gains
Phase ()
-2
AV=1
-90
-6
-180
-10 RL=150 10M 100M Frequency (Hz) 1G
-270 RL=150 10M 100M Frequency (Hz) 1G
-14 1M
-360 1M
Frequency Response for Various CL 14 AV=2 RL=150 Normalized Magnitude (dB) 10 22pF added Delay (ns) 6 10pF added 2 2.5 2 1.5 1 -2 0pF added 0.5 -6 1M 3.5 3
Group Delay vs Frequency
AV=2
AV=1
10M
100M Frequency (Hz)
1G
0 1M
RL=150 10M 100M Frequency (Hz) 1G
Frequency Response for Various Common-Mode Input Voltages 6 3V Normalized Magnitude (dB) 2 0V -2 Magnitude () 100k -3V 1M 10M
Transimpedance (ROL) vs Frequency
Phase
0
-90 Phase ()
-180 10k ROL 1k -270
-6
-10 AV=2 RL=150 -14 1M 10M 100M Frequency (Hz) 1G
-360 100 1k 10k 100k 1M Frequency (Hz) 10M 100M 1G
4
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
PSRR and CMRR vs Frequency 20 250 RL=150 0 PSRR/CMRR (dB) PSRR+ -3dB Bandwidth (MHz) 200 AV=2
(Continued)
-3dB Bandwidth vs Supply Voltage
-20
PSRR-
-40 CMRR -60
150
AV=-1
AV=1
-80 10k
100 100k 1M 10M 100M 1G 5 6 7 8 9 10 Frequency (Hz) Total Supply Voltage (V)
Peaking vs Supply Voltage 5 300 250 AV=1 Peaking (dB) 3 AV=2 2 -3dB Bandwidth (MHz) AV=-1 200 150 100 50 RL=150 5 6 7 8 9 10
-3dB Bandwidth vs Temperature
4
1
0
0 -40
RL=150 10 60 Ambient Temperature (C) 110 160
Total Supply Voltage (V)
Peaking vs Temperature 1 1k
Voltage and Current Noise vs Frequency
0.8 Voltage Noise (nV/Hz) Current Noise (pA/Hz) 100 in10 i n+
Peaking (dB)
0.6
0.4
en
0.2 RL=150 10 60 Ambient Temperature (C) 110 160
0 -40
1 100
1k
10k
100k
1M
10M
Frequency (Hz)
5
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
(Continued)
Closed Loop Output Impedance vs Frequency 100 10
Supply Current vs Supply Voltage
10 Output Impedance () Supply Current (mA)
8
1
6
0.1
4
0.01
2
0.001 100 1k 10k 100k 1M 10M 100M 1G Frequency (Hz)
0 0 2 4 6 Supply Voltage (V) 8 10 12
2nd and 3rd Harmonic Distortion vs Frequency -20 -30 Harmonic Distortion (dBc) -40 -50 -60 -70 -80 -90 1 10 Frequency (MHz) 100 2nd Order Distortion 3rd Order Distortion AV=+2 VOUT=2VP-P RL=100 25 20 Input Power Intercept (dBm) 15 10 5 0 -5
Two-Tone 3rd Order Input Referred Intermodulation Intercept (IIP3) AV=+2 RL=150
AV=+2 RL=100 100 Frequency (MHz)
-10 10
Differential Gain/Phase vs DC Input Voltage at 3.58MHz 0.03 0.02 0.01 dG (%) or dP () 0 -0.01 -0.02 -0.03 -0.04 -0.05 -1 -0.5 0 DC Input Voltage 0.5 1 dG (%) or dP () dG AV=2 dP 0.04 0.03 0.02 0.01 0 -0.01 -0.02 -0.03 -0.04
Differential Gain/Phase vs DC Input Voltage at 3.58MHz
AV=1 dP
dG
-1
-0.5
0 DC Input Voltage
0.5
1
6
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
Output Voltage Swing vs Frequency THD<1% 10 RL=500 Output Voltage Swing (VPP) Output Voltage Swing (VPP) 8 RL=150 6 8 RL=500 6 RL=150 4 10
(Continued)
Output Voltage Swing vs Frequency THD<0.1%
4
2 AV=2 1 10 Frequency (MHz) 100
2 AV=2 1 10 Frequency (MHz) 100
0
0
Small Signal Step Response
Large Signal Step Response
VS=5V RL=150 AV=2
VS=5V RL=150 AV=2
200mV/div
1V/div
10ns/div
10ns/div
Settling Time vs Settling Accuracy 25 AV=2 RL=150 VSTEP=5VP-P output 600 625
Transimpedance (RoI) vs Temperature
20 Settling Time (ns)
15 RoI (k) 0.1 Settling Accuracy (%) 1 575
10
5
550
0 0.01
525 -40
10
60 Die Temperature (C)
110
160
7
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
Frequency Response (Gain) 8 Ld SO (0.150") Package 6 AV=-1 Normalized Magnitude (dB) 2 AV=2 0 90
(Continued)
Frequency Response (Phase) 8 Ld SO (0.150") Package
-6
Phase ()
-2
AV=1
-90
-180
-10 RL=150 10M 100M Frequency (Hz) 1G
-270 RL=150 10M 100M Frequency (Hz) 1G
-14 1M
-360 1M
PSRR and CMRR vs Temperature 90 80 70 60 50 40 30 20 10 -40 CMRR ICMR/IPSR (A/V) PSRR/CMRR (dB) PSRR 1.5 2
ICMR and IPSR vs Temperature
ICMR+
1 IPSR 0.5
0
ICMR-
10
60 Die Temperature (C)
110
160
-0.5 -40
10
60 Die Temperature (C)
110
160
Offset Voltage vs Temperature 2 60 40 1 Input Current (A) 20
Input Current vs Temperature
VOS (mV)
IB0 -20 -40 IB+
0
-1
-2 -40
10
60 Die Temperature (C)
110
160
-60 -40
10
60 Die Temperature (C)
110
160
8
FN7197.1 November 8, 2006
EL5397A Typical Performance Curves
(Continued)
Positive Input Resistance vs Temperature 60 50 40 RIN+ (k) 30 20 10 0 -40 Supply Current (mA) 5
Supply Current vs Temperature
4
3
2
1
10
60 Die Temperature (C)
110
160
0 -40
10
60 Die Temperature (C)
110
160
Positive Output Swing vs Temperature for Various Loads 4.2 4.1 1k 4 VOUT (V) 3.9 3.8 3.7 3.6 3.5 -40 150 -3.7 VOUT (V) -3.8 -3.9 -4 -3.5 -3.6
Negative Output Swing vs Temperature for Various Loads
150
1k -4.1 -4.2 -40
10
60 Die Temperature (C)
110
160
10
60 Die Temperature (C)
110
160
Output Current vs Temperature 130 4000
Slew Rate vs Temperature
Sink Slew Rate (V/S) 125 IOUT (mA) 3500
Source 120
3000
AV=2 RL=150 115 -40 10 60 Die Temperature (C) 110 160 2500 -40 10 60 Die Temperature (C) 110 160
Typical Performance Curves
(Continued)
9
FN7197.1 November 8, 2006
EL5397A
Enable Response
Disable Response
500mV/div
500mV/div
5V/div 5V/div
20ns/div
400ns/div
Package Power Dissipation vs Ambient Temperature JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board 1 0.9 0.8 Power Dissipation (W) 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 -50 -40 -25 0 25 50 75 85 100 125 0.2 633mW
SO
Package Power Dissipation vs Ambient Temperature JEDEC JESD51-7 High Effective Thermal Conductivity Test Board 1.4
16 SO
909mW
1.2 Power Dissipation (W) 1 0.8 0.6 0.4
16 (0 " 50 .1 )
Q SO P1 15 6 8 C/ W
1.250W
Ambient Temperature (C)
0 11
") 50 .1 (0 /W C 80
/W C
893mW
11 2
Q
C /W
SO P1 6
0 -50 -40
-25
0
25
50
75 85
100
125
Ambient Temperature (C)
10
FN7197.1 November 8, 2006
EL5397A Pin Descriptions
16 LD SO (0.150") 1 16 LD QSOP 1 PIN NAME INA+ FUNCTION Non-inverting input, channel A EQUIVALENT CIRCUIT
IN+
RG RF
IN-
Circuit 1
2
2
CEA
Chip enable, channel A
CE
Circuit 2
3 4 5 6, 11 7 8 9 10
3 4 5 6, 11 7 8 9 10
VSCEB INB+ NC CEC INC+ INCOUTC
Negative supply Chip enable, channel B Non-inverting input, channel B Not connected Chip enable, channel C Non-inverting input, channel C Inverting input, channel C Output, channel C (See circuit 2) (See circuit 1) (See circuit 1) (See circuit 2) (See circuit 1)
OUT RF
Circuit 3
12 13 14 15 16
12 13 14 15 16
INBOUTB VS+ OUTA INA-
Inverting input, channel B Output, channel B Positive supply Output, channel A Inverting input, channel A
(See circuit 1) (See circuit 3)
(See circuit 3) (See circuit 1)
11
FN7197.1 November 8, 2006
EL5397A Applications Information
Product Description
The EL5397A is a triple channel fixed gain amplifier that offers a wide -3dB bandwidth of 200MHz and a low supply current of 4mA. The EL5397A works with supply voltages ranging from a single 5V to 10V and they are also capable of swinging to within 1V of either supply on the output. This combination of high bandwidth and low power, together with aggressive pricing make the EL5397A the ideal choice for many low-power/high-bandwidth applications such as portable, handheld, or battery-powered equipment. For varying bandwidth and higher gains, consider the EL5191 with 1GHz on a 9mA supply current or the EL5193 with 300MHz on a 4mA supply current. Versions include single, dual, and triple amp packages with 5 Ld SOT-23, 16 Ld QSOP, and 8 Ld or 16 Ld SO outlines. temperature and process, external resistor should not be used to adjust the gain settings.
400 IN400 IN+ +
FIGURE 1. AV = +2
400 IN400 IN+ +
FIGURE 2. AV = -1
Power Supply Bypassing and Printed Circuit Board Layout
As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a 4.7F tantalum capacitor in parallel with a 0.01F capacitor has been shown to work well when placed at each supply pin.
400 IN400 +
IN+
FIGURE 3. AV = +1
Supply Voltage Range and Single-Supply Operation
The EL5397A has been designed to operate with supply voltages having a span of greater than or equal to 5V and less than 11V. In practical terms, this means that the EL5397A will operate on dual supplies ranging from 2.5V to 5V. With single-supply, the EL5397A will operate from 5V to 10V. As supply voltages continue to decrease, it becomes necessary to provide input and output voltage ranges that can get as close as possible to the supply voltages. The EL5397A has an input range which extends to within 2V of either supply. So, for example, on 5V supplies, the EL5397A has an input range which spans 3V. The output range of the EL5397A is also quite large, extending to within 1V of the supply rail. On a 5V supply, the output is therefore capable of swinging from -4V to +4V. Single-supply output range is larger because of the increased negative swing due to the external pull-down resistor to ground. Figure 4 shows
Disable/Power-Down
The EL5397A amplifier can be disabled placing its output in a high impedance state. When disabled, the amplifier supply current is reduced to < 150A. The EL5397A is disabled when its CE pin is pulled up to within 1V of the positive supply. Similarly, the amplifier is enabled by floating or pulling its CE pin to at least 3V below the positive supply. For 5V supply, this means that an EL5397A amplifier will be enabled when CE is 2V or less, and disabled when CE is above 4V. Although the logic levels are not standard TTL, this choice of logic voltages allows the EL5397A to be enabled by tying CE to ground, even in 5V single supply applications. The CE pin can be driven from CMOS outputs.
Gain Setting
The EL5397A is built with internal feedback and gain resistors. The internal feedback resistors have equal value; as a result, the amplifier can be configured into gain of +1, -1, and +2 without any external resistors. Figure 1 shows the amplifier in gain of +2 configuration. The gain error is 2% maximum. Figure 2 shows the amplifier in gain of -1 configuration. For gain of +1, IN+ and IN- should be connected together as shown in Figure 3. This configuration avoids the effects of any parasitic capacitance on the IN- pin. Since the internal feedback and gain resistors change with
12
FN7197.1 November 8, 2006
EL5397A
an AC-coupled, gain of +2, +5V single supply circuit configuration.
400 +5
Current Limiting
The EL5397A has no internal current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.
Power Dissipation
400 +5 1k 0.1F VIN 1k + VOUT
0.1F
FIGURE 4.
With the high output drive capability of the EL5397A, it is possible to exceed the +125C Absolute Maximum junction temperature under certain very high load current conditions. Generally speaking when RL falls below about 25, it is important to calculate the maximum junction temperature (TJMAX) for the application to determine if power supply voltages, load conditions, or package type need to be modified for the EL5397A to remain in the safe operating area. These parameters are calculated as follows:
T JMAX = T MAX + ( JA x n x PD MAX )
Video Performance
For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of 150, because of the change in output current with DC level. Previously, good differential gain could only be achieved by running high idle currents through the output transistors (to reduce variations in output impedance.) These currents were typically comparable to the entire 4mA supply current of each EL5397A amplifier. Special circuitry has been incorporated in the EL5397A to reduce the variation of output impedance with current output. This results in dG and dP specifications of 0.03% and 0.04, while driving 150 at a gain of 2. Video performance has also been measured with a 500 load at a gain of +1. Under these conditions, the EL5397A has dG and dP specifications of 0.03% and 0.04, respectively.
where: TMAX = Maximum ambient temperature JA = Thermal resistance of the package n = Number of amplifiers in the package PDMAX = Maximum power dissipation of each amplifier in the package PDMAX for each amplifier can be calculated as follows:
V OUTMAX PD MAX = ( 2 x V S x I SMAX ) + ( V S - V OUTMAX ) x --------------------------R
L
where: VS = Supply voltage ISMAX = Maximum supply current VOUTMAX = Maximum output voltage (required) RL = Load resistance
Output Drive Capability
In spite of its low 4mA of supply current, the EL5397A is capable of providing a minimum of 95mA of output current. With a minimum of 95mA of output drive.
Driving Cables and Capacitive Loads
When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, the back-termination series resistor will decouple the EL5397A from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. In these applications, a small series resistor (usually between 5 and 50) can be placed in series with the output to eliminate most peaking.
13
FN7197.1 November 8, 2006
EL5397A Small Outline Package Family (SO)
A D N (N/2)+1 h X 45
A E E1 PIN #1 I.D. MARK c SEE DETAIL "X"
1 B
(N/2) L1
0.010 M C A B e C H A2 GAUGE PLANE A1 0.004 C 0.010 M C A B b DETAIL X
SEATING PLANE L 4 4
0.010
MDP0027
SMALL OUTLINE PACKAGE FAMILY (SO) SYMBOL A A1 A2 b c D E E1 e L L1 h N NOTES: 1. Plastic or metal protrusions of 0.006" maximum per side are not included. 2. Plastic interlead protrusions of 0.010" maximum per side are not included. 3. Dimensions "D" and "E1" are measured at Datum Plane "H". 4. Dimensioning and tolerancing per ASME Y14.5M-1994 SO-8 0.068 0.006 0.057 0.017 0.009 0.193 0.236 0.154 0.050 0.025 0.041 0.013 8 SO-14 0.068 0.006 0.057 0.017 0.009 0.341 0.236 0.154 0.050 0.025 0.041 0.013 14 SO16 (0.150") 0.068 0.006 0.057 0.017 0.009 0.390 0.236 0.154 0.050 0.025 0.041 0.013 16 SO16 (0.300") (SOL-16) 0.104 0.007 0.092 0.017 0.011 0.406 0.406 0.295 0.050 0.030 0.056 0.020 16 SO20 (SOL-20) 0.104 0.007 0.092 0.017 0.011 0.504 0.406 0.295 0.050 0.030 0.056 0.020 20 SO24 (SOL-24) 0.104 0.007 0.092 0.017 0.011 0.606 0.406 0.295 0.050 0.030 0.056 0.020 24 SO28 (SOL-28) 0.104 0.007 0.092 0.017 0.011 0.704 0.406 0.295 0.050 0.030 0.056 0.020 28 TOLERANCE MAX 0.003 0.002 0.003 0.001 0.004 0.008 0.004 Basic 0.009 Basic Reference Reference NOTES 1, 3 2, 3 Rev. L 2/01
14
FN7197.1 November 8, 2006
EL5397A Quarter Size Outline Plastic Packages Family (QSOP)
A D N (N/2)+1
MDP0040
QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY SYMBOL QSOP16 QSOP24 QSOP28 TOLERANCE NOTES A
PIN #1 I.D. MARK
0.068 0.006 0.056 0.010 0.008 0.193 0.236 0.154 0.025 0.025 0.041 16
0.068 0.006 0.056 0.010 0.008 0.341 0.236 0.154 0.025 0.025 0.041 24
0.068 0.006 0.056 0.010 0.008 0.390 0.236 0.154 0.025 0.025 0.041 28
Max. 0.002 0.004 0.002 0.001 0.004 0.008 0.004 Basic 0.009 Basic Reference
1, 3 2, 3 Rev. E 3/01
A1 A2 b c
E
E1
1 B 0.010 CAB
(N/2)
D E E1
e C SEATING PLANE 0.004 C 0.007 CAB b
H
e L L1 N NOTES:
L1 A c SEE DETAIL "X"
1. Plastic or metal protrusions of 0.006" maximum per side are not included. 2. Plastic interlead protrusions of 0.010" maximum per side are not included. 3. Dimensions "D" and "E1" are measured at Datum Plane "H". 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
0.010 A2 GAUGE PLANE L 44 DETAIL X
A1
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 15
FN7197.1 November 8, 2006


▲Up To Search▲   

 
Price & Availability of EL5397A06

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X